				EEE CASS Satellite Workshop	
Start	End	Duration	Session 1 (Viceroy 1)	Session 2 (Viceroy 2)	Session 3 (Viceroy 3)
Day 3   20 October 2024   Sunday					
8:30	9:00	0:30		Welcome/Registration	
9:00	9:30	0:30	Inauguration Ceremony		
9:30	10:00	0:30		Visionary Keynote Talk	
10:00	11:00	1:00	Panel Discussion Tea / Coffee Break		
11:00	11:30	0:30	Construct A		
11:30	13:00	1:30	Session: 1A Mixed-Signal Circuits and RF	Session: 1B System on Chip	
11.50	13.00	1.50	W_1: Design techniques for ultra-low-distortion filters and oscillators	W_7 : From System to Silicon for More Sustainable Communications	
11:30	11:45	0:15	[Nagendra Krishnapura (IIT Madras)]	[Francois Rivet (Bordeaux Institute of Technology)]	
			W_2 : Millimeter-wave front ends for 5G phased arrays	W_8 :	
11:45	12:00	0:15	[Aniruddhan Sankaran (IIT Madras)]	[Yann DEVAL (Bordeaux Institute of Technology)]	
			W_3 : Design of Reconfigurable Receiver Architecture for 5G and beyond	W_9 : Efficient Circuits and Systems for Next-Generation Cryptography in IoT	
12:00	12:15	0:15	[Darshak Bhatt (IIT Roorkee)]	[Utsav Banerjee (IISc Bangalore)]	
			W_4 : Next-gen Interconnects for advanced computing and	W_10 : High Level Synthesis Based Hardware Security and IP Core	
			communication: Trends and challenges	Protection (IPP)	
12:15	12:30	0:15	[Rohit Sharma (IIT Ropar)]	[Anirban Sengupta (IIT Indore)]	
				W_11 : EUV Resists Technology Enables Extension of DRAM Logic Nodes	
12:30	12:45	0:15	W_5 : Design Techniques for Hybrid Data Converters [Hitesh Shrimali (IIT Mandi)]	for Next-Generation Semiconductor Chip Manufacturing [Satinder Kumar (IIT Mandi)]	
12:50	12:45	0:15		W 12 : Machine Learning Based Memory Management Systems and It's	
				Approaches	
			W_6 : An LPTV Compact Delay Line for Sub-6GHz Applications	[Sreelakshmi Ganti (Geethanjali College of Engineering and Technology,	
12:45	13:00	0:15	[Imon Mondal (IIT Kanpur)]	Hyderabad)]	
13:00	14:00	1:00		Lunch Break	
			Session: 2A	Session: 2B	
14:00	15:30	1:30	Analog and RF Techniques	Digital Systems	
14:00	14:15	0:15	W_13 : Design and analysis of Interface circuits for energy harvesters [Ankesh Jain (IIT Delhi)]	W_19 : Hardware accelerator designs for PQC algorithms [Makoto Ikeda (University of Tokyo)]	
14.00	14.15	0.15	W_18 : Process Scalable Digitally Intensive Architectures for Low-Power	W_26 : Crossbar based Mixed-Signal Neural Architectures under	-
			Sub-Sampling Mixer-First RF front-ends	Variability and Parasitics	
14:15	14:30	0:15	[Vijayasankara Rao (IIT Bhubaneswar)]	[Alex James (Digital University Kerala)]	
			W_15 : Radio Frequency Power Amplifier Design in RFIC/MMIC		
11.00		0.45	Technology	W_21 : Multiply Accumulate Engine - Manual Transmission	
14:30	14:45	0:15	[Karun Rawat (IIT Roorkee)]	[Janakiraman Viraraghavan (IIT Madras)] W_22 : Chiplets: Revolutionizing Semiconductor Design for High-	
			W_16 : Closed-loop Neuromodulation SoCs	Performance Computing	
14:45	15:00	0:15	[Laxmeesha Somappa (IIT Bombay)]	[Boon Chong Ang (University of Putra Malaysia , Intel)]	
			W_17 : Energy Efficient Current-Mode Full-Duplex Transceiver for Serial	W_23 : On-chip ECG Monitor for Early Detection of Cardio-vascular	
			Links	Diseases	
15:00	15:15	0:15	[Nijm Wary (IIT Bhubaneswar)]	[Bishnu Prasad Das (IIT Roorkee)]	
			W_14 : Floating inverter amplifier: An opamp for switched-capacitor circuits	W_24 : Variability Aware Models for Metastability Window of CMOS Flip-Flops	
15:15	15:30	0:15	circuits [Ashwin Kumar (IIT Kanpur)]	FIIP-FIOPS [Anand Bulusu (IIT Roorkee)]	
15:30	16:00	0:30		Tea / Coffee Break	
				Session: 3B	Session: 3C
16:00	17:30	1:30	Session: 3A	Digital	SRF
					W_30 : Research and Technology Development in RF Power Amplifiers:
10.00	10.15	0.45		W_25:	RFICs to Modules
16:00	16:15	0:15		[Sudeb Dasgupta (IIT Roorkee)]	[Ganesh Bargaje (IIT Roorkee)] W_31 : PVT-Insensitive Time Domain-Based In-Memory Computation
				W_20 : VLSI implementation of Threshold Logic Gate	w_31 : PVI-Insensitive Time Domain-Based in-Memory Computation with Improved Linearity for Machine Learning Applications
16:15	16:30	0:15		[Mili Sarkar (Institute of Engineering and Management, Kolkata.)]	[Amandeep Singh (IIT Roorkee)]
				W_27 : Efficient RISC V Compute Platforms for Enabling the Al	W_32 : Implementing a CMOS Potentiostat for Electrochemical
				Revolution	Biosensing
16:30	16:45	0:15		[Sujay Deb (IIT Delhi)]	[Vishwajeet Prashant Jadhav (IIT Roorkee)]
				W_28 : Reconfigurable RF Receivers for Positioning with Global	
16:45	17:00	0:15		Navigation Satellite Systems [Vijay kanchetla (IIT Bombay)]	TBD
16:45	17:00	0:15		Standards	TBD
17:00	17:15	0:15		Standards [Srikanth Chandrasekaran (IEEE Standards Association)]	TBD
17:30	18:00	0:30		Closing Session	
17:50	10.00	0.50		Closing Jession	